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Variance-based logic (VBL) uses the fluctuations or the variance in the state of a
particle or a physical quantity to represent different logic levels. In this letter we
show that compared to the traditional bi-stable logic representation the variance-
based representation can theoretically achieve a superior performance trade-off (in
terms of energy dissipation and information capacity) when operating at fundamen-
tal limits imposed by thermal-noise. We show that for a bi-stable logic device the
lower limit on energy dissipated per bit is 4.35KT/bit, whereas under similar op-
erating conditions, a VBL device could achieve a lower limit of sub-KT/bit. These
theoretical results are general enough to be applicable to different instantiations
and variants of VBL ranging from digital processors based on energy-scavenging or
to processors based on the emerging valleytronic devices.
Keywords: Variance based Logic, Computing, Energy Dissipation, Fundamental
Limits
At a fundamental level any form of digital computation involves repeated and controlled
transition between different logic states. Traditionally, these logic states are represented and
implemented using potential wells that are separated from each other by an energy barrier.
The potential wells are assumed to be stable configurations and any fluctuations or variance
in these configurations are treated as noise. For example, in a standard CMOS logic the logic
state is represented by the signal mean (voltage or current) and the signal variance captures
the effect of thermal fluctuations or environmental interference. For a spintronic device1 the
logic states are represented by the state of magnetic spin of the electrons; in a phase-change
device like memristor2 or FeRAM3 the logic states are represented by the static alignment
of the molecules. From a statistical point of view, the two logic states (denoted by ’1’ and
’0’) are represented by the means (0 and µ) of the two probability distributions that are
separated from each other by an energy-barrier, as shown in Figure 1(a). Note that since the
physics of the two configurations are assumed to be similar, the variances of the distributions
can be assumed to be equal and the probability of error can be estimated by the overlap
of the distributions (shown in Fig. 1(a)). In this paper, we investigate an alternate logic
representation where instead of the mean, the variances of the state configurations are used
for representing logic levels 0 and 1. The statistical representation of the variance-based
logic (VBL)4 is shown in Fig. 1(b) where logic ’0’ is represented by a configuration with
small fluctuations (or variance), and logic ’1’ is represented by a configuration with large
fluctuations (or variance). Note that in Fig. 1(b), the two distributions have the same mean
value which therefore does not carry any logic information.
VBL is applicable to devices and systems where the shape of the energy levels (or equiv-
alently the momentum of the particles) can be changed. One such example is a system that
is powered by scavenging energy from ambient sources. In this case the asymmetry in the
electrical impedance seen by the system ground and as seen by the energy transducer leads
to different variances in voltage levels at the supply and at the ground potential. The dif-
ference in voltage variances could be used to implement VBL. Another example where VBL
could be applicable are processors based on valleytronic devices5 where the curvature of the
energy-levels (or equivalently the momentum of the particle trapped in the energy-level)
could be changed to represent different logic levels. Our goal in this paper is to abstract
out the physical level implementation of VBL and investigate the energy-efficiency limits of
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FIG. 1. Statistical representation of binary logic states ’0’ and ’1’ using (a) MBL and (b) VBL.
The process of logic transition corresponding to (c) MBL and (d) VBL.
VBL as determined by thermal-noise.
In this regard, the energy-efficiency of VBL can be compared to the traditional mean-
based logic (MBL) by visualizing the process of logic transition, as shown in Fig. 1(c)
and (d). For a specific implementation of MBL the logic transition can be realized by
transferring electrons from one potential well to another6,7, as shown in fig. 1(c). The height
of the energy barrier E1 which determines the reliability of a logic state is set to be at least
E1 > KT , where K is the Boltzmann’s constant and T is the temperature at which the MBL
device is operated. During the logic transition (0 to 1 for example), the energy barrier is
lowered and the potential wells are reshaped in a way that the electrons move to the potential
well corresponding to logic 1. The energy barrier E1 is then restored and held until the
next transition. Assuming irreversible computation and adiabatic transport of the electrons
between the potential wells, the energy dissipated per logic transition or a bit (EMBL) for
MBL, can be estimated to be twice the height of energy barrier (EMBL = 2×E1). On the
other hand, in a VBL device (as depicted in Fig. 1(d)) the electrons are either constrained
in a narrow potential well (a low variance state ’0’) or the electrons are relatively free to
move around in a broader potential well (a high variance state ’1’). Transition between the
logic states in VBL involves changing the shape of the potential well and hence involves
adding or subtracting a fixed amount of energy E2 from the system, as shown in Fig. 1 (d).
Irrespective of the operating conditions for a irreversible computation the amount of energy
required for each transition in case of variance based logic is approximately E2 and could
be significantly lower than E1. In this paper we explore limits of the energy dissipated (E2)
in VBL and compare the results with equivalent bounds for MBL, similar to the bounds
that have been reported in ref. (8).
Estimation of energy-dissipation per bit : Following an approach similar to what was
presented in ref. (8), we first estimate the information capacity for MBL and VBL by
estimating the average probability of error pavg that is incurred in measuring the two logic
levels. This can be estimated as
pavg = p0p1|0 + p1p0|1 (1)
where p0, p1 are apriori probability for logic state to be ’0’ or ’1’, and p1|0, p0|1 are con-
ditional probability that captures incorrect measurement of the logic state. In an MBL
representation as shown in Fig. 1(a), a threshold Vth could be used to distinguish between
the logic levels in which case p1|0, p0|1 is given by the overlap between the distributions.
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Assuming equal apriori probability p0, p1 = 0.5 and the conditional distributions to be
Gaussian with respective means 0 and µ and variances σ20 and σ
2
1 , the average probability
of error9 can be estimated as
pavg,MBL =
1
4
[erfc(
µ− Vth√
2σ1
) + erfc(
Vth√
2σ0
)] (2)
where,
erfc(x) =
2√
pi
∫ ∞
x
e−t
2
dt. (3)
In case of VBL, the variances σ20 and σ
2
1 corresponding to the two logic states could be
measured by comparing the magnitude of the signal with respect to a threshold ±Vth. The
probability of error (perr,V BL) is determined by the shaded region as shown in Fig. 1 (b).
Following equation 1 and assuming equal apriori probabilities, the average probability of
error perr,V BL can be estimated as
pavg,V BL =
1
2
[1− erfc( Vth√
2σ1
) + erfc(
Vth√
2σ0
)]. (4)
The information transfer rate can be estimated by applying Shannon’s capacity equation
to an binary asymmetric channel with error probabilities p0|1 and p1|0 and is given by
C(p0|1, p1|0) = fc[1 + p1{p0|1 ln(p0|1) + p1|1 ln(p1|1)}+
p0{p1|0 ln(p1|0) + p0|0 ln(p0|0)}] (5)
where fc is the rate (or equivalently the speed) at which the logic state is measured.
The next step towards determining the energy efficiency of MBL and VBL is to estimate
the energy dissipated during the process of logic transition. Similar to the approach pre-
sented in8 we will realize both the logic by measuring an equivalent signal (mean or the
variance) on an equivalent capacitance Cmeas. For an MBL, the energy is dissipated during
charging and discharging the sampling capacitor ‘Cmeas’ to voltage µ at a rate of fc is given
by
PMBL = fc × 1
2
Cmeasµ
2. (6)
For a VBL, the power dissipation would be given by the difference in the signal variance
corresponding to the two logic states and is given by
PV BL = fc × Cmeas(σ21 − σ20) (7)
The power dissipated per bit (or the figure-or-merit for comparison) is then given by
FOMMBL,V BL =
PMBL,V BL
C(p0|1, p1|0)
. (8)
Note that the FOM is a function of probabilities p1|0 and p0|1 which in turn depend on the
variances σ20 , σ
2
1 corresponding to the logic states 0 and 1 respectively. Since our objective
is to determine the fundamental limits for MBL and VBL as constrained by thermal noise,
we will assume σ20 = KT/Cmeas. Figure 2 (a) compares the FOM numerically estimated
for MBL and VBL using equations 2- 8 and for different values of Vth, σ
2
1 . The figure shows
that for the FOM for MBL is bounded from below and approaches a fundamental limit of
4.35 KT/bit. This limit is different from what was previously reported in8 and therefore in
this section we provide a brief derivation of this limit.
Revisiting the approximation provided in ref. (8) it can be seen that the capacity of MBL
(CMBL), when operating near the average probability of error pavg = p ≈ 0.5. Assuming a
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FIG. 2. (a) Numerical estimated FOM (energy dissipated per bit) corresponding to MBL and
VBL for different values of Vth and σ1. (b) Statistical distributions and thresholds corresponding
to the (b) MBL operating at the 4.35KT per bit fundamental limit; and (c) VBL operating at
sub-KT per bit fundamental limit.
binary symmetric channel with σ1 = σ0, the Shannon capacity equation given by equation 5
can be rewritten as
CMBL(p) = fc[1 + p log2 p+ (1− p) log2(1− p)]. (9)
Defining ∆p as ∆p = pavg − 0.5 and using a Taylor series expansion of CMBL around
pavg = p = 0.5, equation 9 leads to,
CMBL(∆p)|p≈0.5 = C(p) + C
′(p)
1!
∆p+
C ′′(p)
2!
∆p2 + ...
=
2
ln 2
fc(∆p)
2
(10)
Assuming that the variance of measurement σ20 = σ
2
1 =
KT
Cmeas
as determined by thermal-
noise and Vth =
µ
2 , ∆p is given by
∆p ≈ g(0)µ
2
=
µ
2
√
2piσ
=
µ
2
√
2piKT/Cmeas
(11)
where g(.) is the Gaussian distribution function. Using Eq. (10), the capacity is given by
CMBL|p≈0.5 = µ
2
(4pi ln 2) KTCmeas
fc (12)
which leads to the fundamental FOM limit as
FOMMBL|min =
PMBL
CMBL|p≈0.5 ≈ 4.35KT/bit. (13)
This limit has been verified using numerical simulation and the results are summarized in
Fig. 2(a). It can be also seen in Fig. 2(a) that the FOM limit for VBL could be lower than
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FIG. 3. Comparison of numerically estimated information capacity C as a function of the average
probability of error pavg, corresponding to MBL and VBL and for different values of Vth and σ1.
the MBL limit and in some cases the FOM approaches sub-KT per bit. For VBL sub-KT
per bit limit is achieved when the respective variances σ0 and σ1 are approximately equal
(implying pavg ≈ 0.5) and the threshold Vth samples only the tails of the distribution, as
shown in Fig. 2(c). To understand why VBL can achieve sub-KT per bit limit, in Fig. 3
we compare the channel capacity C(p0|1, p1|0) for MBL and VBL, numerically estimated for
different values of Vth and σ1. Fig. 3 shows that while for MBL the information capacity
approaches zero when the pavg ≈ 0.5, this is not the case for some instances of VBL when
Vth is located around the tails of the distribution.
Comparison of Signal-to-Noise Ratio for MBL and VBL: In10 it was proposed that one of
methods to approach the fundamental limit of energy-dissipation for MBL was to use error-
correcting codes to compensate for high pavg. A more practical approach would be to first
boost the signal-to-noise ratio (SNR) of the measurement through repeated sampling and
statistical averaging. Given N independent and identically distributed (iid) random samples
x1, x2, ... xN from a distribution with mean µ and variance σ
2, the sample mean (xˆ) is
defined as xˆ =
ΣNi=1xi
N and sample variance is given by σˆ
2 =
ΣNi=1(xi−xˆ)2
N−1 . The signal-to-noise
ratio (SNR) for the measurement is given by
SNR =
E[xˆ]2
E[σˆ2]
(14)
In case of MBL, it is given by
SNRMBL =
Nµ2
σ2
(15)
Even if the samples are drawn from any given probability distribution the definition of
SNRmean holds. Where as the variance of the sample variance becomes a function of
fourth order moment and is estimated to be 11
E[(σˆ2 − σ2)2] = σ4[ 2
(N − 1) +
κ
N
] (16)
were κ is the kurtosis of the probability distribution. A generalized expression for SNRvar
is given as
SNRV BL =
1
2
(N−1) +
κ
N
(17)
It can be seen that SNRMBL, shown in equation. 15, increases with increase in µ and N
and with the decrease in variance (σ2). On the other hand SNRV BL, shown in equation. 17,
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FIG. 4. Rationale for a hybrid logic that combines MBL and VBL - (a) plot showing regions where
VBL (or MBL) yields a higher SNR compared to MBL (or VBL) with ’A’ being the transition point
between the two logic topologies; (b) Transition between VBL to MBL in an energy-scavenging
system; and (c) plot showing the variation in the average probability of error pavg for different
values of σ1 with ’A’ being the transition point to switch between MBL and VBL.
is independent of parameter σ and only increases with N . In Fig. 4(a) we show the regions
where SNRV BL ≥ SNRMBL and SNRV BL ≤ SNRMBL.
Hybrid Logic for energy scavenging processors: The result shown in Fig. 4(a) indicates
that VBL and MBL techniques could be combined to form a hybrid logic topology where
VBL is used when µ ≤ √2σ, and MBL is used when µ ≥ √2σ. The scenario occurs in energy
scavenging processors13 where the ambient energy (for example radio-frequency signals or
vibrations) could serve as source of high-variance. In a traditional approach, the source
of energy is harvested and rectified to create a stable voltage level µ which could then be
used to implement MBL based processing. This process is illustrated in Fig. 4(b) where
during the startup phase µ ≤ √2σ is satisfied and therefore VBL would be more attractive.
As more energy is harvested and rectified, µ ≥ √2σ it is more attractive to use MBL for
computing. The proposed hybrid logic should also provide improvements in reliability as
the variance of the logic level σ1 reduces in addition to the increase in µ. Fig. 4(c) shows
the estimated pavg corresponding to MBL and VBL when σ1 is varied. The comparison
shows an optimal transition point labeled as ’A’ where switching the logic style from VBL
to MBL yields a better reliability in terms of pavg. Thus, the hybrid logic could be used to
reduce system latency4 and could provide significant advantages compared to other energy
harvesting logic topologies13,14.
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